- All languages
- Assembly
- C
- C#
- C++
- CMake
- CSS
- Clojure
- CoffeeScript
- Dart
- Dockerfile
- Go
- Groovy
- HCL
- HTML
- Haskell
- Java
- JavaScript
- Jsonnet
- Jupyter Notebook
- Kotlin
- Lua
- MDX
- Makefile
- Markdown
- Mustache
- Nunjucks
- Objective-C
- OpenEdge ABL
- PHP
- PLpgSQL
- Perl
- Pony
- PowerShell
- Python
- Reason
- Rich Text Format
- Ruby
- Rust
- SCSS
- Scala
- Shell
- Solidity
- Starlark
- Swift
- TeX
- TypeScript
- Verilog
- Vim Script
- Vue
Starred repositories
An agent skill that helps make your interface feel better.
A self-running software factory. Ticket in, deployed web app out.
Harness engineering beginner tutorial, from 0 to 1
Official Compound Engineering plugin for Claude Code, Codex, Cursor, and more
Skills for Real Engineers. Straight from my .agents directory.
Turn any song into playable piano sheet music. Paste a YouTube link or upload audio — get a PDF score. Open-source pipeline: Basic Pitch transcription, two-hand arrangement, RL-trained engraving.
Multiplayer chess PWA: real-time WebSocket games, analysis board, opening and endgame trainers,Stockfish WASM, offline support, OAuth (Google/GitHub/Discord). Built with SolidJS, TypeScript, Go, Po…
In this project, I explored how local LLMs can be used to label data and support analyses. Specifically, I used Llama2 model to automatically categorise my bank transaction data.
An enterprise-class UI design language and React UI library
Boltstream Live Video Streaming Website + Backend
aniav / ynab-csv
Forked from halloffame/ynab-csvTool for making your CSV files ready to import into YNAB
A web driver to download account activity .qfx files from Wells Fargo (for YNAB). Written in Python using Splinter.
A running-jumping-swordfighting game I made on the Apple II from 1985-89
Docker registry v2 command line client and repo listing generator with security checks.
Standalone, daemon-less, unprivileged Dockerfile and OCI compatible container image builder.
An Verilog implementation of a 16 bit processor, codenamed Artemis
Cluster monitoring stack for clusters based on Prometheus Operator
Create and render emails on the server with React
RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.
Implemetation of pipelined ARM7TDMI processor in Verilog
A collection of questions to practice with for SRE interviews
Site Reliability Engineer Interview Preparation Guide
Dedicated Resources for the Low-Level System Design. Learn how to design and implement large-scale systems. Prep for the system design interview.




