About

A Perl Tk application that runs regression test suites of large digital circuit designs (written in Verilog, VHDL or SystemVerilog) on Cadence Incisive tools, keeps track of coverage data, driven by a (XML) verification plan.

Resources

Stars

Watchers

Forks