👨💻
I obtained a master degree in Digital Electronic Systems at the University of Tehran. Afterwards, I joined the LIACS at Leiden University as a Ph.D. researcher
Highlights
- Pro
Popular repositories Loading
-
-
ip-cores
ip-cores PublicForked from fabriziotappero/ip-cores
A huge collection of VHDL/Verilog open-source IP cores scraped from the web
-
tiny-gpu
tiny-gpu PublicForked from adam-maj/tiny-gpu
A minimal GPU design in Verilog to learn how GPUs work from the ground up
SystemVerilog
-
32-Verilog-Mini-Projects
32-Verilog-Mini-Projects PublicForked from XDWEIUSTC/32-Verilog-Mini-Projects
Implementing 32 Verilog Mini Projects
Verilog
-
ASSESS
ASSESS PublicAnalysis of Side-channel Security through Enhanced pre-Silicon Simulations
Verilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.